منابع مشابه
Leakage power reduction for reactive computation
Because of device scaling, leakage power is becoming a consistent fraction of the total power dissipated in CMOS circuits. In particular, it is dominant in reactive systems characterized by burst computations followed by long periods of inactivity. To reduce leakage power during such periods, we propose a new methodology that, di erently from existing techniques, does not require process or ele...
متن کاملLeakage Power Reduction in CMOS
The advantage of scaling devices is to achieve high performance, low power, large integration and low cost continues to be attractive to the semiconductor industries. However, increasing variability in the device characteristics, soft errors and device degradation in CMOS technologies pose major challenges in the future scaling. Variation in process, voltage and temperature cause uncertainty in...
متن کاملSleepy Stack Reduction of Leakage Power
Leakage power consumption of current CMOS technology is already a great challenge. ITRS projects that leakage power consumption may come to dominate total chip power consumption as the technology feature size shrinks. We propose a novel leakage reduction technique, named “sleepy stack,” which can be applied to general logic design. Our sleepy stack approach retains exact logic state – making it...
متن کاملLeakage Power Reduction Through Input Vector Control
Leakage power is increasing much faster than dynamic power at smaller linewidths. To counteract this, a number of techniques have been introduced which attempt to minimize leakage power, by exploiting the stack effect and controlling VT . This project further explores the tradeoffs in such techniques, focusing on methods using input vector control.
متن کاملLeakage Power Reduction of Asynchronous Pipelines
With CMOS technology scaling, leakage power is expected to become a significant portion of the total power. Dual-threshold CMOS circuit, which has both high and low threshold transistors in a single chip, can be used to deal with the leakage problem in high performance applications. This paper presents dual-threshold voltage technique for reducing leakage power dissipation of Quasi Delay Insens...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM Transactions on Design Automation of Electronic Systems
سال: 2006
ISSN: 1084-4309,1557-7309
DOI: 10.1145/1124713.1124723